shell bypass 403
UnknownSec Shell
:
/
usr
/
src
/
linux-headers-6.8.0-83-generic
/
arch
/
powerpc
/
include
/
asm
/ [
drwxr-xr-x
]
upload
mass deface
mass delete
console
info server
name :
tsi108.h
/* SPDX-License-Identifier: GPL-2.0-or-later */ /* * common routine and memory layout for Tundra TSI108(Grendel) host bridge * memory controller. * * Author: Jacob Pan (jacob.pan@freescale.com) * Alex Bounine (alexandreb@tundra.com) * * Copyright 2004-2006 Freescale Semiconductor, Inc. */ #ifndef __PPC_KERNEL_TSI108_H #define __PPC_KERNEL_TSI108_H #include <asm/pci-bridge.h> /* Size of entire register space */ #define TSI108_REG_SIZE (0x10000) /* Sizes of register spaces for individual blocks */ #define TSI108_HLP_SIZE 0x1000 #define TSI108_PCI_SIZE 0x1000 #define TSI108_CLK_SIZE 0x1000 #define TSI108_PB_SIZE 0x1000 #define TSI108_SD_SIZE 0x1000 #define TSI108_DMA_SIZE 0x1000 #define TSI108_ETH_SIZE 0x1000 #define TSI108_I2C_SIZE 0x400 #define TSI108_MPIC_SIZE 0x400 #define TSI108_UART0_SIZE 0x200 #define TSI108_GPIO_SIZE 0x200 #define TSI108_UART1_SIZE 0x200 /* Offsets within Tsi108(A) CSR space for individual blocks */ #define TSI108_HLP_OFFSET 0x0000 #define TSI108_PCI_OFFSET 0x1000 #define TSI108_CLK_OFFSET 0x2000 #define TSI108_PB_OFFSET 0x3000 #define TSI108_SD_OFFSET 0x4000 #define TSI108_DMA_OFFSET 0x5000 #define TSI108_ETH_OFFSET 0x6000 #define TSI108_I2C_OFFSET 0x7000 #define TSI108_MPIC_OFFSET 0x7400 #define TSI108_UART0_OFFSET 0x7800 #define TSI108_GPIO_OFFSET 0x7A00 #define TSI108_UART1_OFFSET 0x7C00 /* Tsi108 registers used by common code components */ #define TSI108_PCI_CSR (0x004) #define TSI108_PCI_IRP_CFG_CTL (0x180) #define TSI108_PCI_IRP_STAT (0x184) #define TSI108_PCI_IRP_ENABLE (0x188) #define TSI108_PCI_IRP_INTAD (0x18C) #define TSI108_PCI_IRP_STAT_P_INT (0x00400000) #define TSI108_PCI_IRP_ENABLE_P_INT (0x00400000) #define TSI108_CG_PWRUP_STATUS (0x234) #define TSI108_PB_ISR (0x00C) #define TSI108_PB_ERRCS (0x404) #define TSI108_PB_AERR (0x408) #define TSI108_PB_ERRCS_ES (1 << 1) #define TSI108_PB_ISR_PBS_RD_ERR (1 << 8) #define TSI108_PCI_CFG_SIZE (0x01000000) /* * PHY Configuration Options * * Specify "bcm54xx" in the compatible property of your device tree phy * nodes if your board uses the Broadcom PHYs */ #define TSI108_PHY_MV88E 0 /* Marvel 88Exxxx PHY */ #define TSI108_PHY_BCM54XX 1 /* Broadcom BCM54xx PHY */ /* Global variables */ extern u32 tsi108_pci_cfg_base; /* Exported functions */ extern int tsi108_direct_write_config(struct pci_bus *bus, unsigned int devfn, int offset, int len, u32 val); extern int tsi108_direct_read_config(struct pci_bus *bus, unsigned int devfn, int offset, int len, u32 * val); extern void tsi108_clear_pci_error(u32 pci_cfg_base); extern phys_addr_t get_csrbase(void); typedef struct { u32 regs; /* hw registers base address */ u32 phyregs; /* phy registers base address */ u16 phy; /* phy address */ u16 irq_num; /* irq number */ u8 mac_addr[6]; /* phy mac address */ u16 phy_type; /* type of phy on board */ } hw_info; extern u32 get_vir_csrbase(void); extern u32 tsi108_csr_vir_base; static inline u32 tsi108_read_reg(u32 reg_offset) { return in_be32((volatile u32 *)(tsi108_csr_vir_base + reg_offset)); } static inline void tsi108_write_reg(u32 reg_offset, u32 val) { out_be32((volatile u32 *)(tsi108_csr_vir_base + reg_offset), val); } #endif /* __PPC_KERNEL_TSI108_H */
© 2026 UnknownSec