shell bypass 403
UnknownSec Shell
:
/
usr
/
src
/
linux-headers-6.8.0-36
/
arch
/
sparc
/
include
/
asm
/ [
drwxr-xr-x
]
upload
mass deface
mass delete
console
info server
name :
sfafsr.h
/* SPDX-License-Identifier: GPL-2.0 */ #ifndef _SPARC64_SFAFSR_H #define _SPARC64_SFAFSR_H #include <linux/const.h> /* Spitfire Asynchronous Fault Status register, ASI=0x4C VA<63:0>=0x0 */ #define SFAFSR_ME (_AC(1,UL) << SFAFSR_ME_SHIFT) #define SFAFSR_ME_SHIFT 32 #define SFAFSR_PRIV (_AC(1,UL) << SFAFSR_PRIV_SHIFT) #define SFAFSR_PRIV_SHIFT 31 #define SFAFSR_ISAP (_AC(1,UL) << SFAFSR_ISAP_SHIFT) #define SFAFSR_ISAP_SHIFT 30 #define SFAFSR_ETP (_AC(1,UL) << SFAFSR_ETP_SHIFT) #define SFAFSR_ETP_SHIFT 29 #define SFAFSR_IVUE (_AC(1,UL) << SFAFSR_IVUE_SHIFT) #define SFAFSR_IVUE_SHIFT 28 #define SFAFSR_TO (_AC(1,UL) << SFAFSR_TO_SHIFT) #define SFAFSR_TO_SHIFT 27 #define SFAFSR_BERR (_AC(1,UL) << SFAFSR_BERR_SHIFT) #define SFAFSR_BERR_SHIFT 26 #define SFAFSR_LDP (_AC(1,UL) << SFAFSR_LDP_SHIFT) #define SFAFSR_LDP_SHIFT 25 #define SFAFSR_CP (_AC(1,UL) << SFAFSR_CP_SHIFT) #define SFAFSR_CP_SHIFT 24 #define SFAFSR_WP (_AC(1,UL) << SFAFSR_WP_SHIFT) #define SFAFSR_WP_SHIFT 23 #define SFAFSR_EDP (_AC(1,UL) << SFAFSR_EDP_SHIFT) #define SFAFSR_EDP_SHIFT 22 #define SFAFSR_UE (_AC(1,UL) << SFAFSR_UE_SHIFT) #define SFAFSR_UE_SHIFT 21 #define SFAFSR_CE (_AC(1,UL) << SFAFSR_CE_SHIFT) #define SFAFSR_CE_SHIFT 20 #define SFAFSR_ETS (_AC(0xf,UL) << SFAFSR_ETS_SHIFT) #define SFAFSR_ETS_SHIFT 16 #define SFAFSR_PSYND (_AC(0xffff,UL) << SFAFSR_PSYND_SHIFT) #define SFAFSR_PSYND_SHIFT 0 /* UDB Error Register, ASI=0x7f VA<63:0>=0x0(High),0x18(Low) for read * ASI=0x77 VA<63:0>=0x0(High),0x18(Low) for write */ #define UDBE_UE (_AC(1,UL) << 9) #define UDBE_CE (_AC(1,UL) << 8) #define UDBE_E_SYNDR (_AC(0xff,UL) << 0) /* The trap handlers for asynchronous errors encode the AFSR and * other pieces of information into a 64-bit argument for C code * encoded as follows: * * ----------------------------------------------- * | UDB_H | UDB_L | TL>1 | TT | AFSR | * ----------------------------------------------- * 63 54 53 44 42 41 33 32 0 * * The AFAR is passed in unchanged. */ #define SFSTAT_UDBH_MASK (_AC(0x3ff,UL) << SFSTAT_UDBH_SHIFT) #define SFSTAT_UDBH_SHIFT 54 #define SFSTAT_UDBL_MASK (_AC(0x3ff,UL) << SFSTAT_UDBH_SHIFT) #define SFSTAT_UDBL_SHIFT 44 #define SFSTAT_TL_GT_ONE (_AC(1,UL) << SFSTAT_TL_GT_ONE_SHIFT) #define SFSTAT_TL_GT_ONE_SHIFT 42 #define SFSTAT_TRAP_TYPE (_AC(0x1FF,UL) << SFSTAT_TRAP_TYPE_SHIFT) #define SFSTAT_TRAP_TYPE_SHIFT 33 #define SFSTAT_AFSR_MASK (_AC(0x1ffffffff,UL) << SFSTAT_AFSR_SHIFT) #define SFSTAT_AFSR_SHIFT 0 /* ESTATE Error Enable Register, ASI=0x4b VA<63:0>=0x0 */ #define ESTATE_ERR_CE 0x1 /* Correctable errors */ #define ESTATE_ERR_NCE 0x2 /* TO, BERR, LDP, ETP, EDP, WP, UE, IVUE */ #define ESTATE_ERR_ISAP 0x4 /* System address parity error */ #define ESTATE_ERR_ALL (ESTATE_ERR_CE | \ ESTATE_ERR_NCE | \ ESTATE_ERR_ISAP) /* The various trap types that report using the above state. */ #define TRAP_TYPE_IAE 0x09 /* Instruction Access Error */ #define TRAP_TYPE_DAE 0x32 /* Data Access Error */ #define TRAP_TYPE_CEE 0x63 /* Correctable ECC Error */ #endif /* _SPARC64_SFAFSR_H */
© 2026 UnknownSec