name : ingenic,jz4760-cgu.h /* SPDX-License-Identifier: GPL-2.0 */ /* * This header provides clock numbers for the ingenic,jz4760-cgu DT binding. */ #ifndef __DT_BINDINGS_CLOCK_JZ4760_CGU_H__ #define __DT_BINDINGS_CLOCK_JZ4760_CGU_H__ #define JZ4760_CLK_EXT 0 #define JZ4760_CLK_OSC32K 1 #define JZ4760_CLK_PLL0 2 #define JZ4760_CLK_PLL0_HALF 3 #define JZ4760_CLK_PLL1 4 #define JZ4760_CLK_CCLK 5 #define JZ4760_CLK_HCLK 6 #define JZ4760_CLK_SCLK 7 #define JZ4760_CLK_H2CLK 8 #define JZ4760_CLK_MCLK 9 #define JZ4760_CLK_PCLK 10 #define JZ4760_CLK_MMC_MUX 11 #define JZ4760_CLK_MMC0 12 #define JZ4760_CLK_MMC1 13 #define JZ4760_CLK_MMC2 14 #define JZ4760_CLK_CIM 15 #define JZ4760_CLK_UHC 16 #define JZ4760_CLK_GPU 17 #define JZ4760_CLK_GPS 18 #define JZ4760_CLK_SSI_MUX 19 #define JZ4760_CLK_PCM 20 #define JZ4760_CLK_I2S 21 #define JZ4760_CLK_OTG 22 #define JZ4760_CLK_SSI0 23 #define JZ4760_CLK_SSI1 24 #define JZ4760_CLK_SSI2 25 #define JZ4760_CLK_DMA 26 #define JZ4760_CLK_I2C0 27 #define JZ4760_CLK_I2C1 28 #define JZ4760_CLK_UART0 29 #define JZ4760_CLK_UART1 30 #define JZ4760_CLK_UART2 31 #define JZ4760_CLK_UART3 32 #define JZ4760_CLK_IPU 33 #define JZ4760_CLK_ADC 34 #define JZ4760_CLK_AIC 35 #define JZ4760_CLK_VPU 36 #define JZ4760_CLK_UHC_PHY 37 #define JZ4760_CLK_OTG_PHY 38 #define JZ4760_CLK_EXT512 39 #define JZ4760_CLK_RTC 40 #define JZ4760_CLK_LPCLK_DIV 41 #define JZ4760_CLK_TVE 42 #define JZ4760_CLK_LPCLK 43 #define JZ4760_CLK_MDMA 44 #define JZ4760_CLK_BDMA 45 #endif /* __DT_BINDINGS_CLOCK_JZ4760_CGU_H__ */