shell bypass 403
UnknownSec Shell
:
/
usr
/
src
/
linux-headers-6.8.0-83-generic
/
arch
/
sparc
/
include
/
asm
/ [
drwxr-xr-x
]
upload
mass deface
mass delete
console
info server
name :
ns87303.h
/* SPDX-License-Identifier: GPL-2.0 */ /* ns87303.h: Configuration Register Description for the * National Semiconductor PC87303 (SuperIO). * * Copyright (C) 1997 Eddie C. Dost (ecd@skynet.be) */ #ifndef _SPARC_NS87303_H #define _SPARC_NS87303_H 1 /* * Control Register Index Values */ #define FER 0x00 #define FAR 0x01 #define PTR 0x02 #define FCR 0x03 #define PCR 0x04 #define KRR 0x05 #define PMC 0x06 #define TUP 0x07 #define SID 0x08 #define ASC 0x09 #define CS0CF0 0x0a #define CS0CF1 0x0b #define CS1CF0 0x0c #define CS1CF1 0x0d /* Function Enable Register (FER) bits */ #define FER_EDM 0x10 /* Encoded Drive and Motor pin information */ /* Function Address Register (FAR) bits */ #define FAR_LPT_MASK 0x03 #define FAR_LPTB 0x00 #define FAR_LPTA 0x01 #define FAR_LPTC 0x02 /* Power and Test Register (PTR) bits */ #define PTR_LPTB_IRQ7 0x08 #define PTR_LEVEL_IRQ 0x80 /* When not ECP/EPP: Use level IRQ */ #define PTR_LPT_REG_DIR 0x80 /* When ECP/EPP: LPT CTR controls direction */ /* of the parallel port */ /* Function Control Register (FCR) bits */ #define FCR_LDE 0x10 /* Logical Drive Exchange */ #define FCR_ZWS_ENA 0x20 /* Enable short host read/write in ECP/EPP */ /* Printer Control Register (PCR) bits */ #define PCR_EPP_ENABLE 0x01 #define PCR_EPP_IEEE 0x02 /* Enable EPP Version 1.9 (IEEE 1284) */ #define PCR_ECP_ENABLE 0x04 #define PCR_ECP_CLK_ENA 0x08 /* If 0 ECP Clock is stopped on Power down */ #define PCR_IRQ_POLAR 0x20 /* If 0 IRQ is level high or negative pulse, */ /* if 1 polarity is inverted */ #define PCR_IRQ_ODRAIN 0x40 /* If 1, IRQ is open drain */ /* Tape UARTs and Parallel Port Config Register (TUP) bits */ #define TUP_EPP_TIMO 0x02 /* Enable EPP timeout IRQ */ /* Advanced SuperIO Config Register (ASC) bits */ #define ASC_LPT_IRQ7 0x01 /* Always use IRQ7 for LPT */ #define ASC_DRV2_SEL 0x02 /* Logical Drive Exchange controlled by TDR */ #define FER_RESERVED 0x00 #define FAR_RESERVED 0x00 #define PTR_RESERVED 0x73 #define FCR_RESERVED 0xc4 #define PCR_RESERVED 0x10 #define KRR_RESERVED 0x00 #define PMC_RESERVED 0x98 #define TUP_RESERVED 0xfb #define SIP_RESERVED 0x00 #define ASC_RESERVED 0x18 #define CS0CF0_RESERVED 0x00 #define CS0CF1_RESERVED 0x08 #define CS1CF0_RESERVED 0x00 #define CS1CF1_RESERVED 0x08 #ifdef __KERNEL__ #include <linux/spinlock.h> #include <asm/io.h> extern spinlock_t ns87303_lock; static inline int ns87303_modify(unsigned long port, unsigned int index, unsigned char clr, unsigned char set) { static unsigned char reserved[] = { FER_RESERVED, FAR_RESERVED, PTR_RESERVED, FCR_RESERVED, PCR_RESERVED, KRR_RESERVED, PMC_RESERVED, TUP_RESERVED, SIP_RESERVED, ASC_RESERVED, CS0CF0_RESERVED, CS0CF1_RESERVED, CS1CF0_RESERVED, CS1CF1_RESERVED }; unsigned long flags; unsigned char value; if (index > 0x0d) return -EINVAL; spin_lock_irqsave(&ns87303_lock, flags); outb(index, port); value = inb(port + 1); value &= ~(reserved[index] | clr); value |= set; outb(value, port + 1); outb(value, port + 1); spin_unlock_irqrestore(&ns87303_lock, flags); return 0; } #endif /* __KERNEL__ */ #endif /* !(_SPARC_NS87303_H) */
© 2026 UnknownSec