shell bypass 403
UnknownSec Shell
:
/
usr
/
src
/
linux-headers-6.8.0-36
/
include
/
linux
/ [
drwxr-xr-x
]
upload
mass deface
mass delete
console
info server
name :
amd-pstate.h
/* SPDX-License-Identifier: GPL-2.0-only */ /* * linux/include/linux/amd-pstate.h * * Copyright (C) 2022 Advanced Micro Devices, Inc. * * Author: Meng Li <li.meng@amd.com> */ #ifndef _LINUX_AMD_PSTATE_H #define _LINUX_AMD_PSTATE_H #include <linux/pm_qos.h> #define AMD_CPPC_EPP_PERFORMANCE 0x00 #define AMD_CPPC_EPP_BALANCE_PERFORMANCE 0x80 #define AMD_CPPC_EPP_BALANCE_POWERSAVE 0xBF #define AMD_CPPC_EPP_POWERSAVE 0xFF /********************************************************************* * AMD P-state INTERFACE * *********************************************************************/ /** * struct amd_aperf_mperf * @aperf: actual performance frequency clock count * @mperf: maximum performance frequency clock count * @tsc: time stamp counter */ struct amd_aperf_mperf { u64 aperf; u64 mperf; u64 tsc; }; /** * struct amd_cpudata - private CPU data for AMD P-State * @cpu: CPU number * @req: constraint request to apply * @cppc_req_cached: cached performance request hints * @highest_perf: the maximum performance an individual processor may reach, * assuming ideal conditions * @nominal_perf: the maximum sustained performance level of the processor, * assuming ideal operating conditions * @lowest_nonlinear_perf: the lowest performance level at which nonlinear power * savings are achieved * @lowest_perf: the absolute lowest performance level of the processor * @max_freq: the frequency that mapped to highest_perf * @min_freq: the frequency that mapped to lowest_perf * @nominal_freq: the frequency that mapped to nominal_perf * @lowest_nonlinear_freq: the frequency that mapped to lowest_nonlinear_perf * @cur: Difference of Aperf/Mperf/tsc count between last and current sample * @prev: Last Aperf/Mperf/tsc count value read from register * @freq: current cpu frequency value * @boost_supported: check whether the Processor or SBIOS supports boost mode * @epp_policy: Last saved policy used to set energy-performance preference * @epp_cached: Cached CPPC energy-performance preference value * @policy: Cpufreq policy value * @cppc_cap1_cached Cached MSR_AMD_CPPC_CAP1 register value * * The amd_cpudata is key private data for each CPU thread in AMD P-State, and * represents all the attributes and goals that AMD P-State requests at runtime. */ struct amd_cpudata { int cpu; struct freq_qos_request req[2]; u64 cppc_req_cached; u32 highest_perf; u32 nominal_perf; u32 lowest_nonlinear_perf; u32 lowest_perf; u32 min_limit_perf; u32 max_limit_perf; u32 min_limit_freq; u32 max_limit_freq; u32 max_freq; u32 min_freq; u32 nominal_freq; u32 lowest_nonlinear_freq; struct amd_aperf_mperf cur; struct amd_aperf_mperf prev; u64 freq; bool boost_supported; /* EPP feature related attributes*/ s16 epp_policy; s16 epp_cached; u32 policy; u64 cppc_cap1_cached; bool suspended; }; /* * enum amd_pstate_mode - driver working mode of amd pstate */ enum amd_pstate_mode { AMD_PSTATE_UNDEFINED = 0, AMD_PSTATE_DISABLE, AMD_PSTATE_PASSIVE, AMD_PSTATE_ACTIVE, AMD_PSTATE_GUIDED, AMD_PSTATE_MAX, }; static const char * const amd_pstate_mode_string[] = { [AMD_PSTATE_UNDEFINED] = "undefined", [AMD_PSTATE_DISABLE] = "disable", [AMD_PSTATE_PASSIVE] = "passive", [AMD_PSTATE_ACTIVE] = "active", [AMD_PSTATE_GUIDED] = "guided", NULL, }; #endif /* _LINUX_AMD_PSTATE_H */
© 2026 UnknownSec